

FIG. 1 (PRIOR ART)




FIG. 2 (PRIOR ART)




FIG. 3 (PRIOR ART)







FIG. 4 (PRIOR ART)










FIG. 8 (PRIOR ART)




FIG. 9A NON-CDS OPERATION TIMING (PRIOR ART)




FIG. 9B CDS OPERATION TIMING (PRIOR ART)




FIG. 10 (PRIOR ART)




FIG. 11A





FIG. 11B






FIG. 13A




FIG. 13B




FIG. 14A (PRIOR ART)




FIG. 14E




FIG. 15A




FIG. 15B

	t1	Pixel	S	
Ġ	71	Pixel	4	
	11	Pixel	3	
	71	Pixel	2	
	11	Pixel		
MEMORY LOCATION FOR LINE 1				

t2	Pixel	5		
t3	Pixel	4		
t2	Pixel	3		
13	Pixel	2		
t2	Pixel			
MEMORY LOCATION FOR LINE 2—				

FIG. 15C